We have optimized 3 key RF devices realized in standard logic 90 nm CMOS technology and report a record performance in terms of n-MOS maximum oscillation frequency fmaz (280 GHz), varactoi tuning range and varactor and inductor quality factor. gration design rules the source and drain interconnect is made wider than the minimum design rule and realized in the metal levels 2, 3, and 4. For characterization. several of these unit cells are placed in parallel to achieve a total width of 120 pm. Figs. 2 and 3 illustrate the standard extraction of the RF figures of merit f~ and fmo.
Introduction
terconnect parasitics have been de-embedded using a "simpleFor the 90 nm CMOS technology node a cut-off frequency openlshortldedicated-open" version of 1171. The f~ and fma, f~ as high as 150 GHz [I -41 has been reported for the nom-values were extracted at the bias condition providing maximum inal n-MOS device. In this paper we describe optimized de-gmr (here Vds=0.9V and Vg,=O.85V). Comparing devices difvice layouts which on top of that enable a record performance fering in drawn gatelength, finger width and oxide thickness, in terms of n-MOS maximum oscillation frequency fmaz, var-as expected [ A record inductor quality factor, which makes this technology node fmaz of 280 GHz is obtained when the effective gate resisextremely suitable to realize highly integrated mixed mode tance is minimised using a finger width of only 2pm ( fig. $17) . RF/Analog/Digital system on a chip (SOC) applications.
The important [18] ratio C,i,/C,w,,,, is 3.5 for these devices. When the local interconnect shown in fig. 1 is included in the 90 nm CMOS technology measurements to mimic the way the n-MOS device is used in The Crolles I1 Alliance 90 nm dual VT. dual gate oxide actual circuits, fT is reduced much more than fmoz ( fig. 6 ). CMOS process features 1.0 Volt 16A GP and 1.2 Volt 218, LP The intrinsic device behaviour is generally quite well captured "thin" oxide devices with nominal physical gatelengths of 65 by the scalable compact model described in [IO] . and 83 nm, respectively, and a choice of 1.8 Volt 28& 2.5 Volt 50A and 3.3 Volt 658, "thick" second gate oxide devices. On top of that various resistors, MIM and MOM capacitors, diodes, Differential varactnrs bipolars and SRAM devices are supported. Cobalt silicide is
Figs. 7 and 8 show the layout and simplified equivalent cirused on the junction and the polysilicon gates, reducing the cuit of the differential n+-nwell varactor device. Instead of usgate sheet resistance to ahout 9 Rkquare. The Cobalt silicide-ing STI [ l I], for which device simulations showed that this polysilicon interface resistance [I61 is less than 5 Rpm2. A would lead to a considerable increase in series resistance, the low-k (E? =2.9) dielectric and dual Damascene copper backend LDD implant is blocked to improve the tuning range. To further with up to 9 levels of metal, the top two with a thicknesses of avoid tuning range degradation due to excessive interconnect 0.9 p m completes the package.
capacitances, the alternating gate fingers are only contacted from one side. Since only the resistances Rv are seen in difn-MOS transistors ferential operation a significant gain in quality factor can be Fig. 1 shows the layout of the (triple-well) n-MOS unit cell. obtained by omitting the well contacts between the gate fingers As before [51, our proven concept was used, where each unit and positioning the alternating gates closer to each other. The cell contains a number of parallel gate fingers contacted from impact of the oxide thickness on capacitance tuning is stronger both sides to minimize the gate resistance and is surrounded than reported in 1121 ( fig. 9 ). For an identical layout we see by a ring of well contacts at minimum design rule to mini-a 6-fold (from 35fFN to 2lOfFN) increase in the peak tuning mize the substrate resistances. To comply with the electro mi-sensitivity going from a thick oxide to the thin 16A oxide. As shown in fig. IO , and contrary to [3] , the capacitance is flat with frequency, whereas Q decreases with frequency, in line with the equivalent circuit of fig. 8 . Apparently down to the 16A GP oxide device gate leakage does not adversely affect the varactor performance. Attractive combinations of Q-factor and tuning range were obtained for all oxide thicknesses studied as illustrated in figs. I I, 12 and 18. The varactor Q-factors show a strong dependeuceon gate finger width ( fig. 13) . At elevated temperatures these Q-factors were seen to decrease due to an increase of the resistances Rv ( fig. 8 ). Since these resistances represent the sum of the polysilicon gate resistance with a temperature coefficient (TC) of 0.3%/'C and a few fairly temperature independent contributions coming from the rest of the device, the overall TC of the varactor Q-factor varies with finger width from 0.1 to 0.3%PC (solid lines in fig. 13 ). These TC's are two times less than those reported in [191. Fig. 14 shows the differential inductor layout. These inductors employ the metal levels 5 , 6 and 7 in parallel to achieve a low resistance and have a polysilicon patterned ground shield [13] to prevent Q-factor degradation due to capacitive coupling to the lossy substrate. Results obtained for a set of 4 inductors with low frequency target inductance values of I, 2, 4 and 8 nH, realized employing 2, 3, 4, or 5 7.5 to 9 pm wide turns at 2.5 p m spacing, resulting in outer diameters of 165, 170, 205 and 260 pm, respectively, are given in figs. 15 and 16. Their differential peak quality factors range from 13 to 24. Typically their measured inductances, resonance frequencies and Q-factors agree within I , 3 and S%,'respectively, of the values predicted by our compact inductor model [13] . At elevated temperatures the inductor Q-factors decrease due to the increase of the metalization resistance. However since this also increases the comer frequency for current crowding [I 31 , the overall TC of the inductor peak Q-factor is less than the 0.3%/'C of the hack-end metallization.
Differential inductors

Benchmarking and Conclusions
We have characterized 3 key RF devices realized in standard 90 nm CMOS technology and demonstrated record performance(figs. 17,18 and 19) using optimized layouts. For the nominal n-MOS transistors reported in this work we achieve a record fmor of 280 GHz by minimising the effective gate resistance. This value is about twice the f T (150 GHz), and significantly better than literature ( fig. 17) . For the varactors we were able to combine attractive tuning ratio's of 1:3 to 1 5 with high tuning sensitivities and Q-factors which are almost a factor of 3 better than literature. For the inductors realized in the standard logic hack-end process we show a considerably enhanced performance compared to what has been reported before, approaching quality 'factors previously only seen in special thick metal hack-end processes [14] . The combination of these devices yields an overall R F performance for our 90 nm RF technology that is the hest reported so-far in literature. 
